Bus request error detection
US5649096A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 2, 1995 |
| Grant date | Jul 15, 1997 |
| Priority date | — |
| Expiry date | Aug 2, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/349
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A micro code operated microsequencer that includes a monitor, a timer, a function controller and an address controller controls the functioning of a number of operational stations which exchange address and data signals with the microsequencer over a bus. The stations have designated tasks to perform and are selectable by the controller. When the station selected performs a task that requires a read from a RAM memory, the microsequencer selects a time-out duration during which the selected station is expected to complete its assigned task which is long enough to take into account the added time needed to perform the read from memory. If the station selected performs a write task, the microsequencer selects a shorter time duration during which the selected station is expected to complete this task since no memory read is needed. If any assigned task exceeds its appropriate time-out duration, an error condition will be sensed and the microsequencer will not receive an active Continue signal from the selected stations as long as their assigned tasks remain uncompleted.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.