Digital phase-locked loop for data separation
US5652773A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 31, 1996 |
| Grant date | Jul 29, 1997 |
| Priority date | — |
| Expiry date | Jan 31, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L2207/50
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A digital phase-locked loop locks to the reference clock signal in the encoded input data stream and separates the reference clock signal from the actual data signal. The digital phase-locked loop includes a digital oscillator that generates a pulse train with a period continuously adjusted in accordance with time variations in the input data stream so as to maintain the regenerated data in proper phase relationship with the reference clock. The digital phase-locked loop also contains a predict phase generator that generates a predict phase with a fraction part in order to improve the precision of phase adjustment without increasing frequency of the system clock. The circuit also includes a digital low pass filter that generates a first order predict phase, of which the small transient phase variation in the reference clock is removed such that the frequency stability of the recovered reference clock is enhanced. The data window and data regenerator of the circuit generates the data window signal to help separation of reference clock from actual data and regenerated data signal that is more evenly spread in time and more stable in frequency.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.