Semiconductor memory with cells combined into individually addressable units, and method for operating such memories
US5671184A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 4, 1996 |
| Grant date | Sep 23, 1997 |
| Priority date | — |
| Expiry date | Mar 4, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/76
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Memory cells of a semiconductor memory are combined into individually addressable units. An address decoding circuit connects to the units. A programmable address transformation configuration is connected between address terminals receiving external address signals and the decoding circuit. The address transformation configuration, in its unprogrammed state, outputs an internal address signal at each of the outputs which corresponds to the external address signal present at a corresponding one of the address terminals. In its programmed state it outputs an internal address signal at at least one of said outputs, which differs from the external address signal present at a corresponding one of the inputs. The units are thus readdressed relative to the external address. The semiconductor memory is operated by applying external address signals for addressing the units at the address terminals; the external address signals are transformed in an address transformation to become internal address signals within the semiconductor memory. The internal address is fed to the address decoding circuit instead of the external address signals. The address transformation is processed in such a way …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.