Error injection to a behavioral model
US5671352A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 7, 1995 |
| Grant date | Sep 23, 1997 |
| Priority date | — |
| Expiry date | Jul 7, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2205
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and an apparatus for a dynamic error injection mechanism used in conjunction with a behavioral simulator in testing simulated hardware and software, and more particularly the testing of error handling code. In one implementation of the invention, Sun Microsystem's MPSAS (MULTI-PROCESSOR SPARC ARCHITECTURAL SIMULATOR) may be utilized as a behavioral model to implement the present invention. With the present invention, a range of addresses may be specified within which to test such errors. When such a command is issued, MPSAS logs the error and address range. Simulation can then be continued. At the next access to the address range to be tested with for a specific error, the present invention triggers off simulated hardware actions which would be taken in an actual hardware upon its encountering the same error. If the corresponding error handlers are turned on by the software of the present invention, the trap will be taken and the code will vector off to the error handler. This enables an operating system developer to test the error handling code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.