Method of making ESD protection device structure for low supply voltage applications
US5674761A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 2, 1996 |
| Grant date | Oct 7, 1997 |
| Priority date | — |
| Expiry date | May 2, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/811
Abstract
A method for forming an ESD protection device, with reduced junction breakdown voltages, while simultaneously forming an integrated circuit, containing FET devices, has been developed. This invention features forming a large area, ESD protection diode, by using a first ion implantation step, of a specific conductivity type, also used for the heavily doped source and drain regions of attached FET devices. After photoresist processing, used to mask the attached FET devices, a second ion implantation step, opposite in conductivity type then the first implant, is used to complete the ESD protection diode, for the ESD protection device. This large area diode reduces junction breakdown voltage, while allowing ESD current to be discharged more efficiently then for smaller ESD protection counterparts.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.