Synchronous protocol encoding and decoding method
US5675617A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 5, 1994 |
| Grant date | Oct 7, 1997 |
| Priority date | — |
| Expiry date | Oct 5, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L65/70
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A method to encode and to decode frames of data used in synchronous protocols, including HDLC and SDLC. The invention operates on blocks of data, such as data bytes or data words, in a parallel rather than a bit serial manner. The invention compares an aligned block of data with reference bit sequences for flag or abort signal detection, for zero detection, for zero deletion, for detection of consecutive one bits, and for zero insertion following a stream of consecutive one bits, for encoding and decoding according to various protocols. The invention also maintains proper data alignment following such zero insertions or deletions, and provides encoding and decoding under both data overrun and data underrun conditions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.