High speed level translator
US5682108A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 17, 1995 |
| Grant date | Oct 28, 1997 |
| Priority date | — |
| Expiry date | May 17, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/017527
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A high speed level translator is disclosed in which an ECL differential input signal is applied to a differential input amplifier, amplified, and converted to a single ended intermediate signal. An inverter circuit receives the intermediate signal and outputs a signal indicative of the polarity of the ECL differential input signal. The differential amplifier is biased with a current source which varies the bias current according to fluctuations in the supply voltage such that the operating point of the differential amplifier is automatically adjusted to compensate for variations in the supply voltage. Adjusting the bias current in such a manner allows for a reduction in power dissipation over conventional level translators. Further, since the differential amplifier is configured to provide a single ended intermediate signal, a current mirror is not required to be connected between the differential amplifier and the inverter. Eliminating the need for such a current mirror is advantageous in reducing the number of gate delays and thereby increasing the speed of the level translator.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.