Addressable high speed counter array
US5687173A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 10, 1996 |
| Grant date | Nov 11, 1997 |
| Priority date | — |
| Expiry date | Jul 10, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2012/5625
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Method and apparatus are disclosed for maintaining operational and statistical information in a high speed network switch for each of a plurality of supported connections. A high speed array is provided which includes a plurality of high speed registers for each of a plurality of connections supported by the switch. Upon receipt of a cell/frame, a connection identifier is generated to identify the connection within the network switch and the connection identifier is stored in an index register. The connection identifier stored within the index is used to select a plurality of registers within the high speed register array of registers pertaining to the specified connection. Information pertaining to each received cell/frame is generated upon receipt of the cell or retrieved from the respective cell header and is employed to generate an operand for each of the plurality of registers addressed by the connection identifier. Operands may allow for the clearing, setting, incrementing, decrementing or maintenance of the register contents. Each of the plurality of registers identified by the connection identifier is updated in parallel within the time frame associated with the receipt of …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.