Device for speeding up the reading of a memory by a processor
US5687341A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 25, 1995 |
| Grant date | Nov 11, 1997 |
| Priority date | — |
| Expiry date | May 25, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0607
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The device embodying the invention uses at least two read-only memory blocks containing the instructions of the application code and of which the addressing inputs are respectively connected to two counters connected to the address bus of the microprocessor. The read outputs of these blocks are connected to the data bus of the microprocessor via two buffers. A control circuit is provided to control, as a function of the nature of the addresses transmitted on the address bus and at the rhythm of the latter, a succession of cycles each comprising the transfer on the data bus, via one or other of the buffers, of the data contained in one or other of the memories and the incrementing of the counter associated with the other memory, in order to anticipate the data transfer of the next cycle. The invention applies notably to the processors taken on board aerodynes.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.