Method and system for verifying execution order within a multiprocessor data processing system
US5692153A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 16, 1995 |
| Grant date | Nov 25, 1997 |
| Priority date | — |
| Expiry date | Mar 16, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and system are disclosed for verifying consistency of an instruction execution order of a multiprocessor data processing system with a specified memory consistency model. Each processor within the multiprocessor data processing system executes instructions from an associated one of a number of instruction streams, which include instructions that store a number of unique values from multiple processors to a single selected address within memory. One of the unique values is loaded from the selected address to a particular processor within the data processing system. A set of valid values which may be returned by the loading step is determined according to the specified memory consistency model. By comparing the unique value with members of the set of valid values, the instruction execution order of the multiprocessor data processing system is verified. Utilizing the unique value which was returned by the load instruction, the set of valid values may then be updated.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.