Semiconductor wafers with device protection means and with interconnect lines on scribing lines
US5696404A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 13, 1995 |
| Grant date | Dec 9, 1997 |
| Priority date | — |
| Expiry date | Sep 13, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K3/0097
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A manufacturing method for fabricating integrated electronic circuits on a semiconductor support provides a plurality of integrated circuits and provides a plurality of scribing lines. The scribing lines are located such that the electronic circuits are regularly spaced apart by the scribing lines. A network of electrical connection lines is provided in at least one of the scribing lines. Metallization strips are provided in the scribing lines as electrical connection lines, and the electrical connection lines are connected to the integrated circuit. At least one current limitation element is provided between the electrical connection line and the integrated circuit. In this manner it is possible to simultaneously perform electrical testing of all the circuits present on the same wafer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.