Display list processor for operating in processor and coprocessor modes
US5706478A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Nov 14, 1994 |
| Grant date | Jan 6, 1998 |
| Priority date | — |
| Expiry date | Nov 14, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T15/80
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor for executing display list command packets in processor or coprocessor mode of execution. The processor dynamically switches between the two modes based on the commands or interrupts received. Each display list packet includes a plurality of commands associated with a particular function, where each command includes a field for identifying the number of parameters associated with the command, if any. The parameters immediately follow the instruction in the instruction stream in a sequential format, eliminating address dependency. Each command preferably conforms to the same format regardless of location and mode of execution, so that the software and driver is simplified by not having to generate different code for different locations and modes. Thus, a host CPU executing an application program decides whether certain commands and command packets reside in system memory or within a local memory associated with the processor. The host CPU feeds commands to the processor in a coprocessor mode or sends an instruction commanding the processor to switch to processor mode and begin locating and executing commands. An idle instruction within the instruction stream places the p…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.