Inter-repeater backplane with mixed signal state machine interconnect
US5717714A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 30, 1995 |
| Grant date | Feb 10, 1998 |
| Priority date | — |
| Expiry date | Jan 30, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/409
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An inter-repeater backplane employs both analog and digital circuitry to convey state machine information to adjacent repeaters thereby allowing seamless integration of multiple repeaters into a single hub without requiring additional drivers or external glue logic. A data path allows the passage of data between multiple repeaters on the inter-repeater backplane and an inter-repeater backplane enable allows individual repeaters to take control of the inter-repeater backplane data bus. An inter-repeater backplane driver enables external bus drivers which may be required in synchronous systems with large backplanes. An inter-repeater backplane clock is used to synchronize multiple repeaters on the inter-repeater backplane. Only two leads (IRCOL and IRCFS) are used to provide transmit and receive collision information. These two leads in conjunction with IRENA also indicate which repeater is receiving data. The transmit and receive collision information is presented on the backplane in a manner that is both analog and digital in nature.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.