Method for forming a cylindrical capacitor
US5736450A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 18, 1997 |
| Grant date | Apr 7, 1998 |
| Priority date | — |
| Expiry date | Jun 18, 2017 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S148/014
Abstract
An improved process for fabricating cylindrical capacitors for use in DRAMs is described wherein the silicon nitride etch stop layer is eliminated. The etch stop layer is normally used to halt etching during the formation of the dielectric cylinder that is used as a substrate on which the cylindrical electrode gets built. If etching is allowed to proceed, the underlying dielectric layer on which the cylinder rests will also be removed. In place of the etch stop layer, the present invention calls for two dielectric layers that have generally similar properties in other respects but substantially different etch rates. For the fast etching dielectric, O.sub.3 TEOS is used while, for the slow etching dielectric, BPTEOS is used. When etched in 10:1 BOE a differential etch rate of about 10 times is obtained so that formation of a O.sub.3 TEOS cylindrical substrate can be completed without significantly eroding the underlying BPTEOS support layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.