Optimal array addressing control structure comprising an I-frame only video encoder and a frame difference unit which includes an address counter for addressing memory addresses
US5748240A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 15, 1996 |
| Grant date | May 5, 1998 |
| Priority date | — |
| Expiry date | Mar 15, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N11/20
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A scalable architecture MPEG2 compliant digital video encoder system having an I-frame video encoder module with a Discrete Cosine Transform processor, a quantization unit, a variable length encoder, a FIFO buffer, and a compressed store interface, for generating an I-frame containing bitstream. The system also includes a second processor element with a reference memory interface, motion estimation and compensation capability, inverse quantization, and inverse discrete cosine transformation, and motion compensation means; and at least one third processor element for motion estimation. According to the invention, the difference data between the current macroblock and the reference macroblock is stored, which may be of different formats, is storted in memory in a common format by blocking bits in an address counter of the memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.