Switch circuit comprised of logically split switches for parallel transfer of messages and a parallel processor system using the same
US5754792A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Mar 19, 1993 |
| Grant date | May 19, 1998 |
| Priority date | — |
| Expiry date | Mar 19, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04Q11/0478
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A parallel processor system including a plurality of processors. When packets of same destination PE number are inputted from different ports, the destination PE number is added with ID numbers of leading ports of split crossbar switches to which the different input ports belong, respectively, by using respective addition circuits, to thereby determine a transfer destination output port for the packets. A plurality of the split crossbar switches having different numbers of input/output ports are realized by partitioning a crossbar switch. By means of an input port select circuit provided in association with each of the output ports, an output request for the packet from the input port belonging to the split crossbar switch to which the associated output port belongs is accepted, while output requests for the packets from the input ports belonging to the other split crossbar switches are inhibited from being accepted, whereby transfer of broadcast packets are inhibited between the split crossbar switches belonging to a physically same crossbar switch. Such situation can be evaded in which same broadcast packets arrive at one and the same processor a number of times.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.