Method and apparatus for modeling capacitance in an integrated circuit
US5761080A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 22, 1995 |
| Grant date | Jun 2, 1998 |
| Priority date | — |
| Expiry date | Nov 22, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/398
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
According to the present embodiment, a method for calculating the parasitic capacitance in a semiconductor device is disclosed. According to the preferred method, a layout file containing the shapes of a semiconductor device is provided. The dimensions of the layout file are then adjusted to wafer dimensions so as reflect actual production devices. The shapes of the layout file are then partitioned into simpler shapes, typically abutted rectangles, called tiles. Each tile is then decomposed into overlap and fringe capacitance components, each component having a uniform capacitance environment with respect to its capacitance elements. The parasitic capacitance of the semiconductor device can thus be accurately computed, with an efficient use of resources. Additionally the preferred embodiment is easily adaptable to a wide range of technology types.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.