Method and apparatus for scan testing with extended test vector storage in a multi-purpose memory system
US5761489A · kind A · utility
37Cited by
5References
8Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 17, 1995 |
| Grant date | Jun 2, 1998 |
| Priority date | — |
| Expiry date | Apr 17, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2236
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A data processor (12) has built-in circuitry for scan testing certain circuits. The data processor generates and stores test vectors in a memory system (22) normally used for data and instruction storage. These vectors can be much larger than the size of any scan chain. During testing, the stored vectors are automatically routed to the circuits to be tested (36, 38) and the outputs compared to a benchmark. The data processor (12) need not pause to generate additional test vectors. Therefore, the data processor (12) can use a single circuit to generate scan data and compress scan results with minimal timing or size implications.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.