Circuit for synchronizing data transfers between two devices operating at different speeds
US5761735A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 25, 1993 |
| Grant date | Jun 2, 1998 |
| Priority date | — |
| Expiry date | May 25, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2205/063
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A circuit arrangement synchronizes data transfers between a first device and a second device operating at different data rates. The circuit arrangement is comprised of a plurality of registers for storing data received from a device with the higher data rate. A scan logic circuit counts strobe pulses provided by the device with the higher data rate when data is available on its output bus. Selected counts from the scan logic circuit cause data on the output bus to be sequentially transferred into the plurality of registers. Strobe latch logic keeps track of the loading sequence and, in response thereto, select logic and gate arrangement causes the content of a selected register to be transferred to an output register at each clock signal of the slower device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.