Dram bit line selection circuit for selecting multiple pairs of lines
US5774407A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Oct 28, 1996 |
| Grant date | Jun 30, 1998 |
| Priority date | — |
| Expiry date | Oct 28, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/408
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A DRAM bit line selection circuit for selecting multiple pairs of bit lines connecting a bidirectional sense amplifier and a cell array having at least two blocks, the bit line selection circuit includes a block selecting circuit for receiving block selection coding signals corresponding to each block, generating a first signal corresponding to a selected block and a second signal corresponding to a non-selected block, and maintaining the first signal and the second signal until a non-selected block is selected; a level transition unit for outputting a transition signal having one of a first level and a second level in response to an output from the block selecting circuit; and a bit line selecting signal generating unit for generating a bit line selecting signal in response to the transition signal of the level transition unit, wherein the bit line selecting signal corresponding to the selected block maintains the first level, and changes to a third level when the non-selected block is selected.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.