Digital signal processor, error detection method, and recording medium reproducer
US5774470A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 6, 1995 |
| Grant date | Jun 30, 1998 |
| Priority date | — |
| Expiry date | Sep 6, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/6505
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A playback signal processing circuit for reducing decode errors and enabling high-density digital magnetic recording and a digital magnetic recording reproducing unit using the playback signal processing circuit are provided. An estimated waveform generation circuit uses the decoding result of a PRML channel to generate an ideal playback signal waveform. A subtractor provides a waveform representing a difference between the waveform and an actual playback signal. There is a high probability that error bits will occur at an interval of two or four bits because of the nature of GCR code and maximum-likelihood decoding; in the error state of each bit, one bit is incremented by one with respect to the correct bit value and the other signal bit is decremented by one. From this fact, an error detection circuit discriminates an error difference waveform pattern and an error discrimination circuit detects an error bit interval, whereby an error correction circuit carries out error bit correction.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.