Multi-port register
US5777928A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 21, 1997 |
| Grant date | Jul 7, 1998 |
| Priority date | — |
| Expiry date | Jan 21, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A multi-port register contains a plurality of cells each capable of storing at least two states. The cells contain at least one read and one write port. Each read port contains a corresponding read enable line, a read data line, and a read transistor stack. Each write port contains a corresponding write enable line, write data line, and a write transistor stack. The read data line is coupled to a pre-charge circuit that charges the read data line to a pre-determined threshold level prior to reading the contents of the cell. The read transistor stack couples the output of the cell to the corresponding read data line such that the read data line is pulled to ground when the cell stores a first logic state, and the read data line retains the pre-determined voltage state when the cell stores the second logic state. The write transistor stack couples the write data line to the cell such that writing a first logic state on the write data line pulls the input to the cell to a low logic state, and writing a second logic state on the write data line drives the input to the cell to a high logic state. The multi-port register has application for use in a superscalar microprocessor performing …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.