Parallel multiply accumulate array circuit
US5784306A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 28, 1996 |
| Grant date | Jul 21, 1998 |
| Priority date | — |
| Expiry date | Jun 28, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F7/5443
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A circuit performs controlled multiplication, shifting, and accumulation operations. A sequence of pairs of input operand signals and corresponding arithmetic control signals are synchronously supplied to the circuit by an external controller. Arithmetic control values include a downshift value (DV) for controlling shifting operations and an accumulate number (AN) for controlling accumulation operations. The circuit includes n booth multipliers (BMs) for receiving the sequenced information and a first multiplexer having n inputs each coupled to a BM output. Each BM has a BM memory control unit. For rounding purposes during downshifting, each P register of each BM is primed before each multiply operation. An internal control circuit monitors the status of each BM. If all of the BMs are "busy" and another multiply request arrives, then a stall signal is sent to the external controller. When the status of BM.sub.i is "finished," the internal control circuit selects the output of BM.sub.i to output through the first MUX. A downshift circuit is controlled to shift the output of the first MUX according to the corresponding DV. A plurality of m accumulators each have an input coupled to r…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.