Processor apparatus and its control method for controlling a processor having a CPU for executing an instruction according to a control program
US5796996A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 14, 1995 |
| Grant date | Aug 18, 1998 |
| Priority date | — |
| Expiry date | Jul 14, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3834
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In the case where a CPU executes a write instruction of a control program for a memory mapped register of an external memory, a write address and write data are written into an output buffer, thereby completing the write instruction. Prior to executing a read instruction subsequent to the write instruction, the write address and the write data of the output buffer are transferred to a sync buffer and are stored into a write address holding register and a write data holding register. Further, a using state display register is set into the holding state. When the CPU executes the read instruction, the write data of the write data holding register is written into the memory mapped register and the end of the writing operation is synchronized with the end of the read instruction. When the sync buffer unit receives an interruption instruction in the holding state, an interruption return instruction address is returned to an address of the write instruction of the data in the holding state. The process is restarted from the write instruction of the memory mapped register by the control program by the end of the interruption.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.