System and method for interfacing a transport decoder to a bitrate-constrained audio recorder
US5812976A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 29, 1996 |
| Grant date | Sep 22, 1998 |
| Priority date | — |
| Expiry date | Mar 29, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N21/4392
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A transport decoder 110, for receiving and processing a transport data stream using MPEG-2 formats, includes connections to a physical layer channel interface (channel interface) 112, a buffer memory 114, a host microprocessor 116, audio and video decoders 118/120, and clock signal circuitry 122. To properly interface to a bitrate-constrained audio decoder, the PES headers of received data are stripped and parsed (step 530), a frame time is determined (step 532), the timer begins running (step 534), audio processors 226/228 burst out a frame of data (step 536) and audio processors 226/228 pause (step 538). After the burst, the audio processor determines (step 540) if more audio frames are available in the current packet. If more frames are available, control transfers to (step 534) and the process continues as outlined above. If there are no more frames in the PES packet, then, (step 542) is executed in which the audio processor gets the next PES packet from the memory 114 and transfers control to (step 530) to process the audio frames in the new PES packet.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.