DRAM testing apparatus
US5831856A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 21, 1997 |
| Grant date | Nov 3, 1998 |
| Priority date | — |
| Expiry date | Jul 21, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/56016
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A dynamic random access memory (DRAM) testing apparatus includes a substantially upright support plate on which at least one elongated feeding chute is provided, having a channel co-extensive therewith for receiving and holding therein an IC bar which contains a number of DRAMs to be tested. The DRAMs are movable downward along the channel by means of gravity. A shifting mechanism, which is controlled by a control unit, sequentially transfers the DRAMs from the feeding chute to a testing device defining a holder for receiving the DRAM to carry out the test. The test is conducted by the control unit and the test result is transmitted thereto for classifying the DRAM being tested. The tested DRAM is then forwarded to a movable member to be conveyed thereby to a particular one of a plurality of out-feeding chutes which are associated with different classifications of the DRAMs. The DRAM is then moved from the out-feeding chute to an empty IC bars to be collected therein.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.