Imaging circuit having Interlaced and non-interlaced mode
US5838373A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Oct 3, 1996 |
| Grant date | Nov 17, 1998 |
| Priority date | — |
| Expiry date | Oct 3, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N25/00
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An imaging circuit includes a solid state imaging device, an A/D converter for converting light receiving signals outputted from the solid state imaging device to digital signals, and a driving unit for supplying clock signals to the solid state imaging device and the A/D converter. The solid state imaging device has a first mode in which the light receiving signals on two adjacent scanning lines arranged in the vertical direction are added to each other and outputted, and a second mode in which the light receiving signals on one scanning line are sequentially outputted in units of scanning lines, the first and second modes being optionally selectable in accordance with a predetermined mode selection signal. In the driving unit, when the solid state imaging device is selected to the first mode, a clock signal having a first repetitive frequency is transmitted to the solid state imaging device and another clock signal having a second repetitive frequency lower than the first repetitive frequency is transmitted to the A/D converter, and when the solid state imaging device is selected to the second mode, a clock signal having a predetermined repetitive frequency is transmitted to the …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.