High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors
US5845060A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 2, 1996 |
| Grant date | Dec 1, 1998 |
| Priority date | — |
| Expiry date | May 2, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1691
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.