System for characterization of multiple-input circuits
US5850355A · kind A · utility
9Cited by
9References
12Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Feb 20, 1996 |
| Grant date | Dec 15, 1998 |
| Priority date | — |
| Expiry date | Feb 20, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/3016
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A technique has been described of characterizing the timing behavior of circuits with multiple input terminals. The technique allows determination of minimum and maximum delays. Additionally, it provides the precise circuit behavior as the relationship among the input signals changes with respect to the average of the input signal times to exhibit domination by the later arriving signal or regimes where the delay is affected by more than one input signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.