Three-state CMOS output buffer circuit
US5852382A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 26, 1996 |
| Grant date | Dec 22, 1998 |
| Priority date | — |
| Expiry date | Mar 26, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/00315
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A three-state CMOS output buffer circuit includes a final amplifier stage having a pull-up transistor and a pull-down transistor connected between a voltage supply and ground and having a common output node, and a control circuitry for driving the final amplifier stage including a first logic gate supplied with an input data signal and an enable/disable signal for activating a three-state mode in which the pull-up transistor and the pull-down transistor are both deactivated, the first logic gate driving the pull-up transistor, a second logic gate supplied with said input data signal and enable/disable signal, the second logic gate driving the pull-down transistor. The pull-up transistor has a bulk electrode connected to a switchable bulk line; an auxiliary circuit is provided which as long as a voltage of the output node is not higher than said supply voltage keeps said switchable bulk line connected to the voltage supply. The first logic gate includes circuitry for transferring the voltage of the output node to said switchable bulk line when the voltage of the output node exceeds the supply voltage.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.