Circuit for reducing the transmission delay of the redundancy evaluation for synchronous DRAM
US5889727A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 11, 1998 |
| Grant date | Mar 30, 1999 |
| Priority date | — |
| Expiry date | May 11, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/84
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The present invention discloses a circuit that reduces the transmission delay of the redundancy evaluation for SDRAM. After an input address is decoded as an external address, the external address is routed to a global factor generator to generate global factors accompanied with an address strobe pulse. The external address is also routed to a redundancy check circuit for starting the redundancy evaluation. Therefore, the redundancy evaluation can be performed as soon as the external address comes. While the external address comes, a column burst pulse and a system clock are directed to the internal counter of the global factor generator for counting continuously. The current count value is treated as an internal address and then routed to the redundancy check circuit to output the ready redundancy evaluation. After the redundancy evaluation and a column synchronous pulse generated by the global column factor generator come to a column redundancy latch, a signal that indicates whether a normal or a redundant memory cell is accessed is sent to a local column factor generator. Finally, a normal or a redundancy bit-line selector is generated to enable a read/write operation. Therefore…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.