Method and system for dynamically translating bus addresses within a computer system
US5890011A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 27, 1997 |
| Grant date | Mar 30, 1999 |
| Priority date | — |
| Expiry date | Jan 27, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/404
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for dynamically translating bus address within a computer system is disclosed. In accordance with the method and system of the present invention, a computer system has a multiple of buses connected in a hierarchial manner. Information concerning a bus and a device attached to a bus are stored in a Hardware Namespace. In response to a request for an access to a device attached to one of the buses for the first time, a determination is made from the Hardware Namespace as to whether or not there is resource available for the device in a parent bus of the device. If there is resource available in the parent bus for the device, another determination is made from the Hardware Namespace as to whether or not the resource is exclusively allocated in the parent bus for the device. If the resource is exclusively allocated in the parent bus for the device, the device is configured according to the available resource. If the resource is not exclusively allocated in the parent bus for the device, the process resolves through each level of buses in the hierarchy until a bus having a resource that can be allocated for the device is found such that the device can be added to any one of the…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.