Thermal box for a semiconductor test system
US5892367A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 23, 1995 |
| Grant date | Apr 6, 1999 |
| Priority date | — |
| Expiry date | Oct 23, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/2874
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
Disclosed is a thermal environment enclosure for a semiconductor test system, said enclosure comprising a housing having an exterior surface, an interior chamber and a window therethrough. The housing further comprised of a substantially rectangular top, a pair of substantially rectangular side walls, a front wall, a back wall, a top perimeter edge, and a bottom perimeter edge with an attached sealing gasket. The bottom perimeter edge defines an opening into the interior chamber which is configured for sealed mating with the recessed test area to define a imposed thermal environment test area. The top of the housing comprises a hingeably attached lid with a closing latch, the lid including an attached interior surface sealing gasket defining the interior chamber in combination with other walls when the lid is closed. The housing also includes a flange circumscribing the bottom perimeter edge of the housing, with attachment mounts for removeably attaching the enclosure to the front surface of the semiconductor test system and a seal attached to the flange bottom surface for mating with the front surface of the test system to define a sealed interface between the flange and test syst…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.