Implied interleaving, a family of systematic interleavers and deinterleavers
US5898710A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 6, 1995 |
| Grant date | Apr 27, 1999 |
| Priority date | — |
| Expiry date | Jun 6, 2015 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/2732
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Apparatus that realizes a substantial advantage by employing implied interleaving to create a systematic interleaver, that can result in a superior block error rate compared to the current data interleaving techniques in which uncorrected error bursts are distributed by the deinterleaver. The disclosed principles lead to a embodiments that essentially eliminate transmitter memory regardless of the interleaving approach employed. By way of example, block interleaving (regular or random), convolutional interleaving (regular and random) and product interleaving approaches are described. In implied interleaving, all incoming data is treated as if it is pre-interleaved and transmitted directly to its destination without alteration to its sequence, and essentially without delay. Concurrently with the transmission of the data, the data is applied to apparatus that treats the data as if it had been interleaved in accordance with a selected interleaving approach and, in accordance with such treatment, redundant symbols are generated and inserted into the transmitted data stream. At the receiver, the incoming data is delayed, corrected, and the information symbols in the incoming data are de…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.