Video decoder dynamic memory allocation system and method with an efficient freeze mode
US5903282A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 28, 1997 |
| Grant date | May 11, 1999 |
| Priority date | — |
| Expiry date | Jul 28, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N19/61
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A video decoder which uses a dynamic memory allocation scheme having additional buffer read pointers for implementing a freeze mode. The additional buffer read pointers advantageously allow for implementation of a freeze mode on a dynamic memory allocation architecture. In one embodiment, the video decoder includes an MPEG bitstream decoder, FIFO buffer logic, a free segment register, and a display processor. The video decoder decodes an encoded bitstream to obtain image data for storage in an external memory, and the display processor retrieves the image data for display on a monitor. To conserve memory, the bitstream decoder stores only anchor frames as complete images in the external memory, and bi-directional images are stored in dynamically allocated memory segments. Free memory segments are determined by examination of a free segment register, and pointers to the memory segments having image data are passed to the display processor via the FIFO buffers. The display processor removes pointers to memory segments from the FIFO buffers and de-allocates the corresponding memory segments in normal operation. In freeze mode, the display processor leaves the pointers to the memory se…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.