Data synchronizing system for multiple memory array processing field organized data
US5917482A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 18, 1996 |
| Grant date | Jun 29, 1999 |
| Priority date | — |
| Expiry date | Mar 18, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N7/17336
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A data system includes a memory array operative together with a memory controller and a processor. The processor includes a control input which receives user commands. A plurality of data channels are provided for output and input of independent data streams from and to the memory array. A field rate clock provides field rate clock signals to the data channels. In several embodiments, each data channel includes a data stream synchronization system which includes a data queue for receiving a succession of data fields within the data channel and an ideal queue tightly coupled to and operatively associated with each data queue to provide a correct field reference for use in synchronizing the data queue. In an alternate embodiment, a plurality of data queues are tightly coupled to a common ideal queue. The system control apparatus is operative upon the common ideal queue or the ideal queues within each data channel to control the sequence of fields therein. Each data queue within each channel responds to and follows its associated ideal queue in the creation of its input data field.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.