Semiconductor tester for testing devices with embedded memory
US5923675A · kind A · utility
15Cited by
4References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 20, 1997 |
| Grant date | Jul 13, 1999 |
| Priority date | — |
| Expiry date | Feb 20, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/31926
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A semiconductor tester with features to facilitate testing of embedded memories. The circuitry allows tests to be generated algorithmically, but can be used in conjunction with scan test structures of semiconductor devices. Programming and debug time can be significantly reduced. The tester includes an algorithmic pattern generator that can generate a pattern for testing a memory. The tester also includes serializer circuits coupled to the algorithmic pattern generators that can convert the test pattern generated by the algorithmic pattern generator into one or more serial bit streams useful for scan testing an embedded memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.