Short circuit reduced CMOS buffer circuit
US5929680A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 16, 1997 |
| Grant date | Jul 27, 1999 |
| Priority date | — |
| Expiry date | May 16, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/0013
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
In this invention is described a CMOS buffer that reduces short circuit current in the output stage. The short circuit current is a result of current flowing between circuit bias and ground through the output transistors during switching transition. The reduction in shorting current is accomplished by driving the two CMOS output transistors of opposite type separately, and providing a turn off signal for one output transistor ahead of the turn on signal for the other transistor. Thus one transistor is turned off before the other transistor is turned on, reducing shorting between the two transistors. The on and off signal delay is controlled from unbalanced inverters connected separately to each input of the output transistors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.