Method for manufacturing a MISFET device where the conductive film has a thickness
US5946548A · kind A · utility
Assignees
Inventors
Key dates
| Filing date | Aug 13, 1997 |
| Grant date | Aug 31, 1999 |
| Priority date | — |
| Expiry date | Aug 13, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B41/42
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method of manufacturing a semiconductor integrated circuit device includes the steps of forming a first conductive film on a gate oxide film in a MISFET forming region for a memory cell on a main surface of a semiconductor substrate, and forming a second conductive film via the gate oxide film to a thickness which is larger than the difference in a step between the first conductive film and the gate oxide film in a MISFET forming region for the peripheral circuit on the main surface of the semiconductor substrate, simultaneously with the formation of the second conductive film on the first conductive film in the MISFET forming region for the memory cell. Thereafter, the second conductive film is flattened by a CMP method so that the difference in the step between the second conductive film on the first conductive film in the MISFET forming region for memory cell and the gate oxide film and the difference in the step between the second conductive film in the MISFET forming region for peripheral circuit and the gate oxide film are leveled with respect to each other.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.