Rate n(n+1) code for embedded servo address encoding
US5949358A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 14, 1995 |
| Grant date | Sep 7, 1999 |
| Priority date | — |
| Expiry date | Jul 14, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B2220/216
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A track address pattern embedded in the servo zones of a storage medium for representing a track address identification having a binary bit length "n". The track addresses pattern embedded in the medium is recoded from a Gray-code representation of the track address identification and has a code rate of n/(n+1), where n.gtoreq.2. The recoded track address pattern (or codeword) is modeled from a Gray-code representation wherein a plurality of bit cells corresponding to a track address of the data storage apparatus are recoded to include a parity bit selected to maintain a selected parity for the track address pattern. More particularly, when a "1" occurs in the same bit cell location in two adjacent track address patterns, then the parity on "1"s up until the same bit cell location is the same for both of the m.sup.th and the (m-1).sup.th track address patterns and for the m.sup.th and the (m+1).sup.th track address patterns. Furthermore, the codewords provide that the bit cells of an m.sup.th track address differ from the bit cells of an (m-1).sup.th track address in exactly two bit cell locations, and that the bit cells of an m.sup.th track address differ from the bit cells of an …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.