Method and apparatus for detecting errors in the writing of data to a memory
US5959932A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 17, 1998 |
| Grant date | Sep 28, 1999 |
| Priority date | — |
| Expiry date | Aug 17, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A buffer memory includes at least one memory including a plurality of memory locations, and at least one write-control circuit. When data is written to one of the plurality of memory locations, the at least one write-control circuit causes at least one bit of validation information to be written to the at least one memory to indicate that the data written to the one of the plurality of memory locations is valid. In response to data being read from the one of the plurality of memory locations, the at least one write-control circuit causes the at least one bit of validation information to be overwritten to indicate that the data stored in the one of the plurality of memory locations is invalid. In another embodiment, a method for operating a buffer memory including a plurality of memory locations includes steps of: (a) when data is written to one of the plurality of memory locations, storing at least one bit of validation information in the buffer memory indicating that the data written to the one of the plurality of memory locations is valid; and (b) in response to the data being read from the one of the plurality of memory locations, overwriting the at least one bit of validation i…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.