Method for manufacturing a semiconductor device having a refractory metal silicide layer
US5972785A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 20, 1997 |
| Grant date | Oct 26, 1999 |
| Priority date | — |
| Expiry date | Oct 20, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/259
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Disclosed is a method for selectively forming silicon layers on diffusion layers of a MOS transistor so as to form an elevated structure in order to lower a resistance of the source/drain region. The method is aimed to lower the temperature required for the process of forming the elevated structure. In order to accomplish the foregoing object, the method of manufacturing a semiconductor device according to the invention is characterized in that titanium silicide layers are laminated in two steps. First, thin titanium films are grown on the diffusion layers and thereafter an annealing is applied to form titanium silicide layers; and then the titanium films remaining unreacted on the insulating films are removed. Thereafter, another silicon layer is selectively grown on the titanium silicide layers, followed by a new titanium layer. A second annealing step is performed to obtain a second titanium silicide layer laminated on the first titanium suicide layer. The titanium layers and the titanium silicide layers act as gettering films for oxygen from native oxide films formed on the surface.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.