Methods and computer programs for minimizing logic circuit design using identity cells
US5974242A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 25, 1997 |
| Grant date | Oct 26, 1999 |
| Priority date | — |
| Expiry date | Sep 25, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/327
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Methods and computer programs for logic circuit design minimization with Identity cell representation is provided which can simplify logic circuit design by combining and minimizing Identity cells and thereby reducing the number of gates in the logic circuit. All possible Identity cells from a given logic function are generated by combining every possible pair of logic terms, then equivalent Identity cell terms are eliminated and the best subset of Identity cell terms which covers all the minterms of the given logic function is provided. The I-cell term representation is sufficiently broad in its scope to allow representation of sub-functions such as ABC+ABC as a single entity that can be readily used for minimization which may be advantageously used in logic circuit fabrication and design. Since I-cell representation includes sum of products, EXOR, EXNOR and other logic terms, fewer terms will be needed to represent a given Boolean function, and a much more simplified, inexpensive and advantageous optimal logic design structure will be obtained.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.