PLL system clock generator with instantaneous clock frequency shifting
US5982210A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 2, 1994 |
| Grant date | Nov 9, 1999 |
| Priority date | — |
| Expiry date | Sep 2, 2014 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/199
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
The present invention provides a phase locked loop (PLL) clock generator for a digital system. The PLL clock generator is capable of an instantaneous transition between a high frequency and a low frequency, corresponding to an active mode and a slow mode, and vice versa The PLL clock generator includes a phase locking circuit, a frequency changer coupled to the output of the phase locking circuit, and a frequency controller coupled to the frequency changer. The frequency changer is capable of instantaneously changing the frequency of a first clock signal received from the phase locking circuit. The frequency controller is responsible for controlling the frequency at the output of the frequency changer. The frequency controller is responsive to a control signal which is used to transition the PLL clock generator from an active mode to a slow mode and vice versa In one embodiment, the phase locking circuit generates the first clock signal in response to a reference clock signal and a feedback clock signal. The frequency changer includes a first divider for generating a global clock signal in response to the first clock signal, and a second divider for generating a peripheral clock si…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.