Data compression and display memory apparatus
US5982433A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 20, 1997 |
| Grant date | Nov 9, 1999 |
| Priority date | — |
| Expiry date | May 20, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N19/593
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A data compression and display memory apparatus which is capable of obtaining a better compression efficiency by using a DPCM and a line interpolation technique and providing a simple hardware construction. The apparatus includes a DPCM and quantization unit for quantizing 8-bit luminance signal Y and chrominance signal C, which is an ODD field signal, in accordance with a clock signal CK1 from the control signal generator for thus outputting 4-bit luminance signal Y and chrominance signal C, a bit converter for converting quantized 4-bit luminance signal Y and chrominance signal into 8-bit, respectively, a memory for storing an output from the bit converter in accordance with read/write signals RD and WR from the control signal generator, a bit converter for converting 8-bit luminance signal Y and chrominance signal C from the memory into 4-bit, respectively, a reverse DPCM and dequantization unit for reverse-DPCM-processing and dequantizing an output from the bit converter in accordance with the clock signal CK1 and outputting an ODD field signal, an interpolation unit for generating an EVEN field signal from the ODD field signal from the reverse DPCM and dequantization unit in a…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.