Apparatus and method for operably connecting a processor cache and a cache controller to a digital signal processor
US5987568A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 8, 1997 |
| Grant date | Nov 16, 1999 |
| Priority date | — |
| Expiry date | May 8, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3877
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A peripheral module capable of interaction with a host system comprises a digital signal processor (DSP), a cache controller, and minimal or no resident memory for initial storage of instructions and data. The peripheral module utilizes the memory resources (e.g., ROM and RAM) of a host system. The cache controller interfaces to the DSP and provides an instruction and data stream, upon request, from a resident cache. A bus interface unit arbitrates access to the host system via a host bus for access to host system resources by the cache controller for extracting DSP information (e.g., instructions and data) from the host system for utilization by the DSP within the peripheral module. The cache controller and cache thereby provide the instruction and data stream as required by the DSP for digital signal processing applications and relieve the need for resident storage within the peripheral module.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.