Dynamic random access memory device having a self-refresh mode
US5995434A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 12, 1998 |
| Grant date | Nov 30, 1999 |
| Priority date | — |
| Expiry date | Jun 12, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4094
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Is disclosed a semiconductor memory device having a self-refresh mode, the semiconductor memory device comprises a bit line precharge voltage generating circuit which is composed of a first voltage generator and a second voltage generator. The bit line precharge voltage generating circuit generates a bit line precharge voltage in response to a control signal indicating a self-refresh mode. During a time period in which the operating voltage is maintained at a first power supply voltage and the control signal is activated, the bit line precharge voltage is maintained at a voltage level between half the second power supply voltage and half the first power supply voltage though the operating voltage in the DRAM is changed from the second power supply voltage level to the first power supply voltage level. A voltage variation (or, a sense margin of a sense amplifier) on a bit line is increased, so that there is prevented a read malfunction for data `1` induced when the refresh operation is performed during the time period.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.