Circuit arrangement with combinatorial blocks arranged between registers
US5999086A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 26, 1997 |
| Grant date | Dec 7, 1999 |
| Priority date | — |
| Expiry date | Sep 26, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/01728
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Combinatorial blocks (KBL) are arranged between an input register (RG1) and output register (RG2) in the circuit arrangement. The input (E.sub.-- RG1) and the output (A.sub.-- RG1) of the input register (RG1) connected preceding the combinatorial blocks (KBL) is connected to a comparison unit (COM) that compares the value at the input and at the output of the input register (RG1) and, given occurrence of a signal value change at the input, outputs a control signal for loading the output value of the combinatorial blocks (KBL) into the output register (RG2) connected following the combinatorial blocks. In this way, the running time required for an operation in the circuit arrangement can be shortened given specific value combinations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.