Memory device having a switchable clock output and method therefor
US6002638A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 20, 1998 |
| Grant date | Dec 14, 1999 |
| Priority date | — |
| Expiry date | Jan 20, 2018 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K1/18
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device with a switchable clock output. The memory device has a data pin, a clock input pin, and a clock output pin. The memory device is designed to be wired up to a plurality of other memory devices in a daisy chain manner. The clock input pin of the first memory device would be serially coupled to the first memory device. The clock output pin of each memory device would be serially coupled to the clock input pin of a directly successive memory device. The processor can then interrogate the first memory device for the identification information it contains. Once this information is obtained, the processor can issue a command to deactivate the first memory device from responding to bus commands, as well as to output the clock signal via the clock output pin to a directly successive memory device. The processor may then interrogate the next memory device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.