Dynamic random access memory device with a latching mechanism that permits hidden refresh operations
US6005818A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 20, 1998 |
| Grant date | Dec 21, 1999 |
| Priority date | — |
| Expiry date | Jan 20, 2018 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/406
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A dynamic access memory (DRAM) device includes a plurality of memory cells for storing data signals. The DRAM device has a row decoding mechanism that allows selected memory cells to be accessed upon receipt of a row address signal during a read operation and a write operation. A latching mechanism is provided and receives and holds onto the data signals from the selected memory cells when activated during the read operation and also isolates itself from the selected memory cells when deactivated during the write operation. An included refresh address generating mechanism generates a plurality of internal row address signals that allows selection of a plurality of memory cells for refreshing the stored data signals. The DRAM device also has a multiplexer mechanism that transmits a plurality of external row address signals to the row decoding mechanism in the write operation. The multiplexer mechanism also transmits internal row address signals from the refresh address generating mechanism during the read operation, thereby causing the row decoding mechanism to apply the internal row address signals to select memory cells and allow their stored data signals to be refreshed. Therefor…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.